Arbitrary Sample Rate Conversion for Communication Systems by Huang, X et al.
US 20140105325A1 
(19) United States 
(12) Patent Application Publication (10) Pub. N0.: US 2014/0105325 A1 








ARBITRARY SAMPLE RATE CONVERSION 
FOR COMMUNICATION SYSTEMS 
Inventors: Xiaojing Huang, North Ryde (AU); 
Yingjie Jay Guo, Beecroft (AU); Jian 
Zhang, Beecroft (AU) 
COMMONWEALTH SCIENTIFIC 
AND INDUSTRIAL RESEARCH 
SYSTEMS, Campbell, ACT (AU) 
Assignee: 
(52) US. Cl. 
CPC ........ .. H04B 1/0017 (2013.01); H04L 27/2628 
(2013.01) 
USPC .......................... .. 375/296; 375/340; 327/356 
(57) ABSTRACT 
Disclosed is a communication modulator With sample rate 
conversion. The modulator comprises a symbol mapping 
module con?gured to map an input bitstream to a symbol 
sequence; a pre-distortion module con?gured to multiply the 
symbol sequence by a discrete frequency response to produce 
APPI- NOJ 14/003,639 a pre-distorted symbol sequence; a modulation module con 
_ _ ?gured to modulate the pre-distorted symbol sequence to a 
PCT Flled' Mar“ 9’ 2011 time-domain baseband sample sequence; a sample rate con 
PCT NO; PCT/AU11/00265 vers10n module con?gured to convert the sample rate of the 
baseband sample sequence to a different sample rate to pro 
§ 371 (c)(1), duce a sample-rate-converted baseband sample sequence; 
(2), (4) Date: Dec. 19, 2013 and an up-conversion module con?gured to up-convert the 
sample-rate-converted baseband sample sequence to an inter 
Publication Classi?cation mediate frequency signal. The discrete frequency response by 
Which the pre-distortion module multiplies the symbol 
Int. Cl. sequence is con?gured to compensate for passband droop 
H04B 1/00 (2006.01) introduced to the sample-rate-converted baseband sample 
H04L 27/26 (2006.01) sequence by the sample rate conversion module. 
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ARBITRARY SAMPLE RATE CONVERSION 
FOR COMMUNICATION SYSTEMS 
TECHNICAL FIELD 
[0001] The present invention relates generally to commu 
nication systems and, in particular, to converting signal 
sample rates by arbitrary ratios in communication systems. 
BACKGROUND 
[0002] With the advance in digital signal processing and 
wireless communication technologies, software de?ned radio 
(SDR) has become a reality. For SDR with multi-protocol 
and/ or multiband capabilities, sample rate conversion (SRC) 
is an important element in the digital signal processing archi 
tecture of the SDR. Using SRC, digitally modulated discrete 
time signals at different sample rates speci?c to different 
protocols and/or frequency bands are up-sampled into dis 
crete-time signals with a common sample rate, which are then 
converted into an analog signal by a digital-to-analog (D/A) 
converter at the common sample rate. At the receiver, the 
received signal is digitised by an analog-to-digital (A/D) con 
verter at the common sample rate and, again using SRC, 
variously down-sampled into streams of discrete-time signals 
at different sample rates speci?c to different protocols and/or 
frequency bands. Different sample rates may even be used in 
a single communication protocol, such as the IEEE 802.1 lg 
wireless local area network (WLAN) speci?cation. 
[0003] Using a ?xed sample rate for D/A and A/ D convert 
ers in an SDR-type multiband or multi-protocol communica 
tion system has a number of advantages. For example, it 
preserves the modularity of the system, reduces the system 
complexity, and provides better recon?gurability. Also, the 
D/ A orA/ D converter with a ?xed sample rate has much lower 
jitter than a D/A or A/ D converter with an adjustable sample 
rate. If the D/A or A/D converter operates with a ?xed clock, 
the clock-jitter performance can be signi?cantly improved 
and system integration can be greatly simpli?ed. 
[0004] In a digital communication system, the D/A or A/D 
sample rate is usually four to eight times the data symbol rate. 
If a band-pass signal is to be generated or received in the 
digital domain, such as in a multiband system, the sample rate 
will be signi?cantly higher than that multiple. When the 
desired sample rate is an integer multiple of the symbol rate, 
the up-sampling or down-sampling process is straightfor 
ward. However, there are many applications where the ratio 
by which the discrete-time signal must be up-sampled or 
down-sampled is not an integer. Hence, the SRC method used 
should be able to accommodate an arbitrary non-integer con 
version ratio. 
[0005] SRC is theoretically a process of continuous-time 
signal reconstruction, or interpolation, followed by re-sam 
pling at the desired sample rate. The interpolation is ideally 
realized by a Nyquist low-pass ?lter, which converts the dis 
crete-time signal to a continuous-time signal without distor 
tion. Since the ideal Nyquist ?lter is neither possible nor 
necessary in practice, how to select and implement an appro 
priate interpolation ?lter is the key issue for e?icient SRC. 
[0006] Various SRC structures have been proposed. The 
mo st popular and computationally ef?cient approach for SRC 
is to use the cascaded integrator-comb (CIC) ?lter due to its 
simple implementation (no multiplication is required). How 
ever, there are a few drawbacks with the CIC ?lter. First, it has 
a very wide transition band, and introduces attenuation in the 
Apr. 17, 2014 
passband of interest. An additional decimating low-pass ?lter 
is usually required to compensate for the passband droop. 
Second, it works only when the conversion ratio is rational 
valued. Third, for some conversion ratios, CIC ?ltering has to 
be performed at a very high intermediate sample rate. To 
avoid the second stage decimating ?lter, different sharpened 
CIC ?lters have been proposed. However, the wide transition 
band and the limitation to rational-valued conversion ratios 
remain the same. A method for irrational conversion ratio 
SRC has been proposed based on the use of parallel CIC 
?lters and linear interpolation, but the passband droop is even 
worse. 
[0007] Different types of piecewise polynomial interpola 
tion can be used for arbitrary ratio SRC, but the computational 
cost is very high. For example, the polynomial coef?cient 
calculation requires multiplications in the order of P2 to P3, 
where P is the order of the polynomial, and the interpolation 
calculation requires additional multiplications in the order of 
P to P2. The Farrow structure which consists of a ?lter bank 
and a fractional delay multiplication block is widely used for 
e?icient implementation of piecewise polynomial interpola 
tion, but the required number of multiplications is still P2+P. 
[0008] A B-spline is a piecewise continuous function 
which is constructed through repeated convolution of a basis 
function with itself. B-splines are suitable for interpolation 
due to their high degree of smoothness. A P-th order B-spline 
is of regularity P—l, meaning that it is continuously differen 
tiable P—l times. A centred B-spline can be e?iciently imple 
mented using the Farrow structure. However, since the fre 
quency response of a B-spline is a power of the sinc function, 
the passband droop is still signi?cant. Time-domain pre-?l 
tering is normally implemented in B-spline interpolation for 
passband droop compensation, which considerably increases 
the interpolation complexity. 
[0009] A typical digital communication system uses a 
transmitter ?lter (or pulse shaping ?lter) to limit the band 
width of the transmitted signal. A receiver ?lter, which is 
usually a matched-?lter having the same magnitude response 
as that of the transmitter ?lter, sometimes combined with an 
equalizer, is used in the receiver to achieve high signal-to 
noise ratio and low inter-symbol interference. These ?lters 
are typically implemented digitally in the time domain for an 
SDR. Thus, combining the transmitter ?lter or the receiver 
?lter with the SRC seems to be an attractive solution to relax 
the constraints on the SRC interpolation ?lter and to achieve 
overall complexity reduction. Using this approach, an SRC 
structure which includes a pulse shaping ?lter to compensate 
for the passband droop has been proposed. Unfortunately, 
since the CIC ?lter is still used for SRC, the application of this 
method is limited to rational conversion ratio SRC. Moreover, 
the pulse shaping ?lter design is complicated as it resorts to 
linear programming. An arbitrary ratio SRC structure using 
B-splines has been proposed, which combines the interpola 
tion ?lter with the transmitter/receiver ?lter and compensates 
for the passband droop by digital ?ltering operating in the 
discrete-time domain at an up-sampled intermediate sample 
rate. However, the required discrete-time-domain digital ?l 
tering still contributes signi?cantly to the complexity of the 
SRC processing. 
SUMMARY 
[0010] Disclosed are devices and methods for sample rate 
conversion (SRC) in orthogonal frequency division multi 
plexing (OFDM)-based multiband or multi-protocol commu 
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nication systems where a digital sub-system at either end of 
the system transmits or receives digital intermediate fre 
quency (IF) signals and processes digital baseband signals. 
The SRC takes place between the digital baseband sample 
rate and the digital IF sample rate. The digital IF sample rate 
is ?xed and used for A/D and D/A conversion, whereas the 
digital baseband sample rates are varying depending on the 
bandwidth of the frequency bands used in the system. For the 
multiband OFDM transmitter, the disclosed system uses 
B-spline interpolation for SRC from digital baseband to digi 
tal IF. The width of the interpolating B-spline basis function 
is the same as the corresponding input sampling period (this 
is called single-width B-spline). The passband droop intro 
duced by the B-spline interpolation is compensated in the 
frequency domain and combined with the OFDM modula 
tion. For the multiband receiver, B-spline interpolation is 
used for SRC from digital IF to digital baseband. The width of 
the interpolating B-spline basis function is an integer multiple 
of the input sampling period (this is called multi-width 
B-spline). The passband droop introduced by the B-spline 
interpolation as well as any distortion introduced by the chan 
nel is equalized in the frequency domain and combined with 
the OFDM demodulation. Also disclosed are structures for 
general multi-width B-spline-based sample rate conversion. 
[0011] According to a ?rst aspect of the present disclosure, 
there is provided a communication modulator with sample 
rate conversion, the modulator comprising a symbol mapping 
module con?gured to map an input bitstream to a symbol 
sequence; a pre-distortion module con?gured to multiply the 
symbol sequence by a discrete frequency response to produce 
a pre-distorted symbol sequence; a modulation module con 
?gured to modulate the pre-distorted symbol sequence to a 
time-domain baseband sample sequence; a sample rate con 
version module con?gured to convert the sample rate of the 
baseband sample sequence to a different sample rate to pro 
duce a sample-rate-converted baseband sample sequence; 
and an up-conversion module con?gured to up-convert the 
sample-rate-converted baseband sample sequence to an inter 
mediate frequency signal; wherein the discrete frequency 
response by which the pre-distortion module multiplies the 
symbol sequence is con?gured to compensate for passband 
droop introduced to the sample-rate-converted baseband 
sample sequence by the sample rate conversion module.] 
[0012] According to a second aspect of the present disclo 
sure, there is provided a method of modulating a symbol 
sequence, the method comprising: multiplying the symbol 
sequence by a discrete frequency response; to produce a 
pre-distorted symbol sequence modulating the pre-distorted 
symbol sequence to a time-domain baseband sample 
sequence; converting the sample rate of the baseband sample 
sequence to a different sample rate to produce a sample-rate 
converted baseband sample sequence; and up-converting the 
sample-rate-converted baseband sample sequence to an inter 
mediate frequency signal, wherein the discrete frequency 
response is con?gured to compensate for passband droop 
introduced to the sample-rate-converted baseband sample 
sequence by the sample rate converting step. 
[0013] According to a third aspect of the present disclosure, 
there is provided a communication demodulator with sample 
rate conversion, the demodulator comprising: a down-conver 
sion module con?gured to down-convert a component of a 
received intermediate frequency signal to a baseband sample 
sequence; a sample rate conversion module con?gured to 
convert the sample rate of the baseband sample sequence to a 
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different sample rate to produce a sample-rate-converted 
baseband sample sequence; and a demodulation module con 
?gured to demodulate the sample-rate-converted baseband 
sample sequence to a symbol sequence, wherein the sample 
rate conversion module includes an interpolation ?lter whose 
frequency response is a product of one or more sinc functions, 
each sinc function having nulls at integer multiples of the 
sampling frequency of the baseband sample sequence divided 
by an integer that is greater than one. 
[0014] According to a fourth aspect of the present disclo 
sure, there is provided a method of demodulating an interme 
diate frequency signal, the method comprising down-convert 
ing a component of the intermediate frequency signal to a 
baseband sample sequence; converting the sample rate of the 
baseband sample sequence to a different sample rate to pro 
duce a sample-rate-converted baseband sample sequence; 
and demodulating the sample-rate-converted baseband 
sample sequence to a symbol sequence, wherein the step of 
converting the sample rate of the baseband sample sequence 
uses an interpolation ?lter whose frequency response is a 
product of one or more sinc functions, each sinc function 
having nulls at integer multiples of the sampling frequency of 
the baseband sample sequence divided by an integer that is 
greater than one. 
[0015] According to a ?fth aspect of the present disclosure, 
there is provided a device for sample rate conversion of an 
input sequence based on a causal B-spline of duration equal to 
an integer multiple of the product of the sampling period of 
the input sequence and the order of the causal B-spline, the 
device comprising a delay-and-difference network con?g 
ured to produce a plurality of intermediate sequences from 
the input sequence; and a plurality of multiply-add ladder 
structures con?gured to multiply each successive intermedi 
ate sequence by a fractional interval and add the product to the 
next intermediate sequence, wherein the outputs of the ladder 
structures are added to form the sample-rate-converted output 
sequence. 
DESCRIPTION OF THE DRAWINGS 
[0016] At least one embodiment of the present invention 
will now be described with reference to the drawings, in 
which: 
[0017] FIG. 1 is a block diagram of a digital sub-system 
within the transmitter of a communication system, within 
which the embodiments may be practised; 
[0018] FIG. 2 is a block diagram of a digital sub-system 
within the receiver of a communication system, within which 
the embodiments may also be practised; 
[0019] FIG. 3 is a block diagram of an OFDM modulator 
with SRC, as may be used in the digital sub-system of FIG. 1; 
[0020] FIG. 4 is a block diagram of an OFDM demodulator 
with SRC, as may be used in the digital sub-system of FIG. 2; 
[0021] FIG. 5 illustrates the design of the interpolation ?lter 
for use in the SRC module in the OFDM modulator of FIG. 3; 
[0022] FIG. 6 illustrates the design of the interpolation ?lter 
for use in the SRC module in the OFDM demodulator of FIG. 
4; 
[0023] FIG. 7 illustrates a causal B-spline of order 4; 
[0024] FIG. 8 illustrates a device for B-spline-based sample 
rate conversion, that may be used as the SRC module in the 
OFDM modulator of FIG. 3; 
[0025] FIG. 9 illustrates a device for B-spline-based sample 
rate conversion, that may be used as the SRC module in the 
OFDM demodulator of FIG. 4; and 
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[0026] FIGS. 10A and 10B collectively form a schematic 
block diagram representation of an embedded computing 
device in which the SRC modules of FIGS. 3 and 4 may 
alternatively be implemented. 
DETAILED DESCRIPTION 
[0027] Where reference is made in any one or more of the 
accompanying drawings to steps and/ or features, which have 
the same reference numerals, those steps and/ or features have 
for the purposes of this description the same function(s) or 
operation(s), unless the contrary intention appears. 
System Architecture 
[0028] FIG. 1 is ablock diagram ofa digital sub-system 100 
within the transmitter of a communication system, within 
which the embodiments may be practised. The digital sub 
system 100 comprises a scrambling, encoding and interleav 
ing module 110, which scrambles, encodes (e.g. using for 
ward error codes), and interleaves an input data bit stream. 
The scrambled, encoded and interleaved bit stream is passed 
to a substream demultiplexer 120, which divides the bit 
stream into NB substreams. Each substream is modulated by a 
corresponding OFDM modulator 130-i (i:l, 2, . . . , NB) to 
generate a digital IF signal in the i-th frequency band associ 
ated with the modulator 130-i. Each modulator 130-i also 
includes sample rate conversion, as described in detail below, 
to up-sample the baseband modulated symbols with a sam 
pling period Tl. associated with the corresponding frequency 
band to baseband modulated symbols at a common sampling 
period Tl that is less than all the sampling periods Ti. The 
digital IF signals from the modulators 130-i at the common 
sampling period T1 are combined by a digital combiner 140 
and converted by a D/A converter 150 at the common sam 
pling period T1 to a multiband analog IF signal. The multi 
band analog IF signal is then passed through an RF transmis 
sion sub-system (not shown) in which it is up-converted to an 
RF (radio frequency) signal, ampli?ed, and transmitted. If the 
communication system is wireless, transmission is through 
an antenna. Otherwise, transmission could be via another 
means such as a cable. 
[0029] FIG. 2 is a block diagram ofa digital sub-system 200 
within the receiver of a communication system, within which 
the embodiments may also be practised. The receiver is 
complementary to the transmitter of FIG. 1. The digital sub 
system 200 comprises an A/D converter 210 with the sam 
pling period Tl that converts a multiband analog IF signal 
from an RF receiving sub-system (not shown) to a multiband 
digital IF signal at the sampling period T1. The multiband 
digital IF signal is passed to NE demodulators 220-i (i:l, 2, . 
. . , NB), operating respectively in the frequency bands i:l, . 
. . , NB with respective sampling periods Ti. Each demodulator 
220-i down-converts the signal component corresponding to 
the i-th frequency band in the multiband digital IF signal to 
baseband, performs SRC to down-sample the sample rate 
from the common sampling period T 1 to the sampling period 
T,- associated with the i-th frequency band, and then demodu 
lates a substream of coded data bits from the sample-rate 
converted baseband signal. The sub stream multiplexing mod 
ule 230 combines the NB recovered substreams to form a 
single coded data stream, which is then deinterleaved, 
decoded and descrambled by a deinterleaving, decoding and 
descrambling module 240 to recover the original uncoded 
data bits. 
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[0030] The number NE of substreams could be as small as 
one, in which case the digital sub-system 100 is a single-band 
system. In a single-band system there is no need for a sub 
stream demultiplexer 120 or a digital combiner 140 in the 
digital sub-system 100 of FIG. 1, or a substream multiplexing 
module 230 in the digital sub-system 200 of FIG. 2. 
[0031] FIG. 3 is a block diagram of an OFDM modulator 
with SRC 300. The modulator 300 may be used as each of the 
modulators 130-i in the digital sub-system 100 of FIG. 1. The 
input data bits from substream i are mapped to symbols Zi[l] 
by a symbol mapping module 310, where 1:0, 1, . . . ,NFFT—l 
and NFFT is the number of OFDM sub-carriers. The precod 
ing module 320 performs precoding of the symbols Zi[l] to 
reduce possible out-of-band emission. The precoded symbols 
are denoted as Xi[l]. 
[0032] Because the interpolation for sample rate conver 
sion at a later processing stage in the modulator 300 intro 
duces passband droop, frequency-domain pre-distortion, i.e. 
the multiplication of Xi[l] by a discrete frequency response 
Hi[l], is performed by the pre-distortion module 330 in order 
to compensate for the passband droop. More details on the 
implementation of the pre-distortion ?lter Hi[l] are given 
below. The pre-distorted symbols Xi[l]Hl-[l] are passed to an 
OFDM modulation module 340, in the form of an Inverse Fast 
Fourier Transform (IFFT) module. The modulation module 
340 produces a time-domain baseband OFDM symbol xi[n], 
for nIO, l, . . . , NFFT—l. The sampling period ofthe OFDM 
symbol xi[n] is 
1 
Ti = —, 
AfiNFFT 
where Afl- is the OFDM sub-carrier spacing in the i-th fre 
quency band. 
[0033] The time-domain OFDM symbol xi[n] is then 
passed to a sample rate conversion (SRC) module 350 that 
converts xi[n] to a baseband OFDM symbol yi[k] at the com 
mon sampling period T1. The SRC module 350 notionally 
comprises an interpolation ?lter with impulse response rT_(t) 
that converts xi[n] into a notional continuous -time signal xi?t), 
which is then re-sampled at the common sampling period T 1 
to obtain yi[k]qi(le). The purpose of the interpolation ?lter 
rT_(t) is to ful?l the anti-imaging and anti-aliasing require 
ments for SRC. More details on the implementation of the 
SRC module 350 are given below. 
[0034] Finally, the sample-rate-convertedbaseband OFDM 
symbol yi[k] is up-converted by an up-conversion module 
3 60 to a real -valued digital IF signal in the i-th frequency band 
for combining with IE signals from the other OFDM modu 
lators in the digital sub-system 100 into a multiband digital IF 
signal. 
[0035] Other types of modulators may be used as each of 
the modulators 130-i in the digital sub-system 100 of FIG. 1, 
for example, single-carrier modulators. In a single-carrier 
modulator there is no precoding module 320, and the modu 
lation module 340 is a single-carrier modulation module. 
[0036] FIG. 4 is a block diagram of an OFDM demodulator 
with SRC 400. The demodulator 400 may be used as each of 
the demodulators 220-i in the digital sub-system 200 of FIG. 
2 where the OFDM modulator 300 is in use on the transmit 
side. In general, the sample rate conversion in the OFDM 
demodulator 400 is a reverse operation to that in the corre 
sponding OFDM modulator 300. The OFDM demodulator 
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400 starts with a down-conversion module 410 that down 
converts the i-th frequency band of the received multiband 
digital IF signal with sampling period T 1 to a received base 
band signal denoted as yi[k]. The received baseband signal 
yi[k], also with sampling period T1, is then passed through an 
SRC module 420 that converts the received baseband signal 
yi[k] to a received OFDM symbol xi[n] at the sampling period 
T,- of the i-th frequency band. The SRC module 420 notionally 
comprises an interpolation ?lter with impulse response rT_(t) 
that converts yi[k] into a notional continuous-time signal yi?t), 
which is then re-sampled at the sampling period TI. to obtain 
xi[n]%/i(nTl-). In addition to the rejection of image compo 
nents of the received baseband signal yi[k] in the i-th fre 
quency band, the interpolation ?lter rT_(t) must also be able to 
reject signals from other bands. More details on the imple 
mentation of the SRC module 420 are given below. 
[0037] A demodulation module 430, in the form of a Fast 
Fourier Transform (FFT) module, demodulates the received 
OFDM symbol xi[n] to the frequency domain to obtain a 
received symbol sequence Xi[l]. After equalisation by an 
equalisation module 440 and de-precoding by a de-precoding 
module 450, the data symbols Zi[l] are recovered. Finally, the 
data bits in substream i are retrieved from the data symbols 
Zi[l] by a symbol de-mapping module 460. 
[0038] If the modulators 130-i in the digital sub-system 100 
of FIG. 1 are single-carrier modulators, so too are the 
demodulators 220-i in the digital sub-system 200 of FIG. 2. In 
a single-carrier demodulator there is no de-precoding module 
450, and the demodulation module 430 is a single-carrier 
demodulation module that is complementary to the single 
carrier modulation module 340. 
[0039] For convenience, the same signal labels as those 
used in FIG. 3 are used in FIG. 4, but they do not necessarily 
refer to the same actual signals. For example, yi[k] in FIG. 4 
is the received baseband signal which includes the OFDM 
signal from the i-th frequency band as well as signal compo 
nents from other bands, whereas yi[k] in FIG. 3 is the OFDM 
signal to be transmitted in the i-th frequency band only. The 
signal labelled xi[n] in FIG. 4 is the received OFDM signal 
with sampling period Ti, which has distortion due to passband 
droop introduced by the SRC module 420 as well as the 
transmission channel. This distortion will be somewhat com 
pensated by the equalization module 440. However, in FIG. 3, 
xi[n] is the pre-distorted OFDM signal with sampling period 
I 
Interpolation Filter Design 
[0040] The frequency spectrum of the precoded data sym 
bols Xi[l] is denoted as Xi(ej2“/Ti) (with period l/Ti), so that 
Xi[l]:Xi(e72“ZA?Ti), 1:0, 1, . . . , NFFT—l. Also, the frequency 
response of the interpolation ?lter rT_(t) is denoted as RT_(f). 
Because the periodic spectrum Xi(e;2“/Ti) comprises image 
components spaced at UT, and the re-sampling after interpo 
lation will cause spectrum aliasing in the i-th frequency band, 
the interpolation ?lter RT_(f) is chosen so that both anti-im 
aging and anti-aliasing requirements are met. A suitable inter 
polation ?lter RTi(f) which satis?es these requirements is 
which is the product of L sinc functions. 
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[0041] FIG. 5 illustrates the frequency response 500 of the 
interpolation ?lter RT_(f) of equation (1) for use in the SRC 
module 350 in the OFDM modulator 300 of FIG. 3. FIG. 5 
also illustrates the main lobe 510 of Xi(e72“/Ti), with band 
width B, two of its image components 520, 530 centred at 
multiples of l/Ti, and its NFFT samples Xi[l] spaced at AfiII/ 
NFFTTi. As shown in FIG. 5, the sinc function is naturally able 
to reject the image components 520, 530 of Xi(e72“/Ti) since 
the nulls of the sine spectrum at multiples of UT, coincide 
with the centres of the image components 520, 530. The 
spectrum of RT_(f) 500 rolls off in the order of f_L, so the 
interpolation ?lter RT_(f) of equation (1) also offers good 
anti-aliasing capability when a suf?ciently large order L is 
selected. 
[0042] However, the interpolation ?lter RT_(f) of equation 
(1) also introduces passband droop. That is, the magnitude of 
Xi[l] is attenuated more towards the two edges of the main 
lobe 510 than at the centre of the main lobe 510 after inter 
polation (equivalent to multiplication by RT_(f)). The pre 
distortion module 330 in the OFDM modulator 300 compen 
sates for this passband droop by multiplying Xi[l] by a 
discrete frequency response Hi[l] that inverts the baseband 
frequency response of the interpolation ?lter. The frequency 
response Hi[l] is given by 
l _ NFFT _ (2) 
m, forl_O,l,..., 1 
Hill] = 
% forl—NFFT NFFT+1 1v -1 
RTI<<l-NFFT)Af.-)’ _ 2 ’ 2 ’ F” 
[0043] For the OFDM demodulator 400 of FIG. 4, the 
sample rate at digital IF, l/T 1, is much higher than the signal 
bandwidth B. In order to provide suf?cient anti-aliasing abil 
ity and also reject possible unwanted signal components in 
addition to the image components of the baseband signal in 
the i-th frequency band from the received and down-con 
verted signal yi[k] (whose frequency response is denoted as 
Yi(e72“/Ti)), the interpolation ?lter rT_(t) of the SRC module 
420 should have multiple nulls in a frequency band which has 
a bandwidth equal to the sample rate l/Tl. An interpolation 
?lter RTl (f) satisfying this requirement is also a sinc-product: 
sinJrfNTl (3) M WWW, ] 
I 
where M is a positive integer denoting the order of the inter 
polation ?lter RTl(f), and N is the number of nulls, spaced at 
UN T l, of RT_(f) within the sample rate l/Tl. When M and N 
are properly] selected, both the image components of the 
baseband signal in the i-th frequency band and the unwanted 
components in other bands can be rejected after interpolation. 
[0044] FIG. 6 illustrates the interpolation ?lter RT_(f) 600 of 
equation (3) for use in the SRC module 420 in the OFDM 
demodulator 400 of FIG. 4, with N set to 2. FIG. 6 also 
illustrates the main lobe 610 of Yi(e72“/Ti), with bandwidth B, 
one of its image components 620, which are centred at mul 
tiples of l/Tl, and an unwanted signal component 630. The 
interpolation ?lter RT_(f) 600 has N:2 nulls within the sample 
rate l/Tl, spaced at l/NTl. The null ofRTi(f) at l/Tl coincides 
US 2014/0105325 A1 
with the ?rst image component 620 of Xi(e72“fTi). The null at 
l/NTl approximately coincides with the unwanted compo 
nent 630. 
[0045] The interpolation ?lter RTl (f) according to equation 
(3) will also introduce passband droop to the wanted signal 
Yi(e72“/Ti). This passband droop, and any distortion intro 
duced by the transmission channel, is compensated by the 
frequency-domain equalization module 440 in the OFDM 
demodulator 400. 
[0046] Note that for a sinc frequency response of the form 
the time-domain impulse response is a rectangular pulse of 
width T, called the gate function gI(t), and de?ned by 
l, 0 s r < T (4) 
1‘ = gT( ) 0, otherwise 
[0047] The product of P+l such sinc frequency responses 
has a time-domain impulse response which is the convolution 
of P+l gate functions. This repeated convolution of P+l gate 
functions is de?ned as the P-th order causal B-spline, denoted 
as 
Hill) = gm) * *ng <5) 
[0048] The interpolation ?lters rTi(t) and rTl(t) in the SRC 
modules 350 and 420 respectively, as de?ned by equations (1) 
and (3), may therefore be written as [3T_(L_l)(t) and BNTlW—l) 
(t) respectively. I 
[0049] The causal B-spline de?ned in equation (5) is a 
piecewise continuous function of t with pulse duration (P+l) 
T. An example 700 of the causal B-spline with order P:4 is 
illustrated in FIG. 7. Each piece of the causal B-spline is a 
P-th order polynomial in t with duration T. Suppose that the 
sampling period of a signal sequence to be sample-rate-con 
verted is also T. If B-spline-based SRC is to be implemented 
directly, a set of P+l samples of [3T(P)(t) must be calculated 
and convolved with the input sequence to generate each out 
put sample. Each sample of [3T(P)(t) is a sum of up to P+l 
terms, each term being a power oft. Direct implementation of 
B-spline-based SRC, like other polynomial-based SRC, is 
therefore inef?cient. 
Implementing Devices 
[0050] Disclosed below are devices con?gured to imple 
ment causal B-spline-based sample rate conversion of an 
input signal by an arbitrary ratio. The disclosed devices may 
be used as the SRC modules 350 and 420 by appropriately 
setting the input and output sampling periods and the duration 
and order of the causal B-spline. 
[0051] In the following, the input signal sequence with 
sampling period T to be sample-rate-converted is denoted as 
x(nT), the interpolated continuous-time signal as x(t), and the 
sample-rate-converted output signal sequence with sampling 
period T' as x(kT'). 
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[0052] First, a device to implement sample rate conversion 
of x(nT) using the causal B-spline [3T(P)(t) (single-width 
B-spline-based SRC) is described. The disclosed device is 
based on the decomposition of [3T(P)(t) into a sum of P+l 
normalized power functions 
pIO, l, . . . , P. The decomposition exploits the following 




where DTdenotes an operator which delays a function oft by 
T. Starting from the zero-order B-spline BT(O)(t):gI(t), the 
?rst and second order B-splines can be decomposed as 
7 
HM) = 390) *ng = T[<1 — 0%ng + DTng] ( ) 
using equation (6) with p:l, and 
using equation (7) and equation (6) with p:2. 
[0053] The above decomposition process can be continued 
until the P-th order B-spline is expressed as a sum of the P+l 
normalized power functions 
(ngrm. 
pIO, . . . , P, each of which is multiplied by a composite 
operator composed of a series of DT and l—DT. 
[0054] To reconstruct the signal x(t) using the decomposed 
P-th order B-spline, each composite operator is applied to the 
input sequence x(nT), with the operator DTimplemented by a 
delay element z‘1 and the operator l—DT by a delay-differ 
ence element l—z_l. The resulting intermediate sequence, 
denoted as vp(nT), is then convolved with the corresponding 
normalized power function. The interpolated signal x(t) may 
therefore be written as 
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P (9) 
W) = 2 mm * (%)pgr(l) 
p10 
[0055] The P+l intermediate sequences vp(nT), collec 
tively denoted as a state vector v(nT):[vO(nT), vl(nT), . . . , 
vp(nT)], can be ef?ciently obtained through a discrete delay 
and difference network according to the above decomposition 
process. The number of multiplications required in the (P+l) 
output delay and difference network is only (P—l)P/2. 
[0056] Since each intermediate sequence vp(nT) from the 
delay and difference network has sampling period T, and the 
duration of the corresponding normalized power function 
is also T, the interpolated signal x(t) in the interval [nT, (n+1) 
T) is given by 
(10) 
without any overlapping of adjacent normalized power func 
tions. 
[0057] To re-sample the interpolated signal x(t) at sampling 
period T' to produce the k-th output sample x(kT'), ?rst de?ne 
the k-th integer index m(k) and the k-th fractional interval, 
p.(k)e[0,l] as follows: 
[0058] Using the terms de?ned in equation (11), the re 
sampling of x(t) at sampling period T' according to equation 
(10) becomes 
p10 
[0059] Equation (12) has an equivalent, nested form 
which comprises the P-fold iteration of a primitive compris 
ing a multiplication of the intermediate sequence vp(m(k)T) 
by p.(k) followed by an addition of the next intermediate 
sequence vp_l(m(k)T). Thus the total number of multiplica 
tions required to implement Equation (13) is (P+l)P/2, which 
is half the (P+1)P multiplications in the conventional Farrow 
structure. 
[0060] FIG. 8 illustrates a device 800 for single-width 
causal-B-spline-based sample rate conversion, based on 
Equation (13). The SRC device 800 may be used as the SRC 
module 350 in the OFDM modulator 300 ofFlG. 3 by setting 
TITZ, T'ITl, and PIL—l. The value of L depends on the 
stopband attenuation requirement. For example, if 50 dB 
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attenuation is required, L is set to 5. Each element marked 
“z_l”, e.g. 810, implements the delay operator DT used in 
equation (6) to de?ne the intermediate sequences vp(nT). To 
the left of the vertical line 820 lies the discrete delay and 
difference network used to produce the intermediate 
sequences vp(nT). To the right of the vertical line 820 is a 
ladder structure 830 comprising successive multiplication 
addition elements that implement the nested structure of 
equation (13). 
[0061] The index m(k) and the fractional interval p.(k) are 
both initialised to 0 for kIO, then iteratively updated for each 
successive value of k as follows: 
m(k +1) = m(k) + floor(p(k) + (14) 
[0062] Now, a device to implement sample rate conversion 
of the input sequence x(nT) to an output sampling period of T' 
using the causal B-spline [3NT(P)(t) (multi-width B-spline 
based SRC) is described. 
[0063] Following the same procedure as described above, 
the causal B-spline [3NT(P)(t) can be decomposed into a sum of 
P+l normalized power functions 
pIO, l, . . . , P. Since these normalized power functions have 
pulse duration NT, whereas the input sequence x(nT) has a 
sampling period T, the contribution to the interpolated signal 
x(t) by each normalized power function 
I (MngTU) 
in the interval [nT, (n+l)T) will be a sum of N overlapped 
normalized power functions, i.e. 
P Nil (16) 
I E [nT, (n + l)T) 
where vp(nT) is the p-th element of the state vector v(nT) 
obtained by a delay and difference network similar to that 
illustrated in FIG. 8, but with N-sample delay elements z_N 
and delay-and-difference elements l—z_N. 
[0064] Using the terms de?ned in equation (11), the re 
sampling of the interpolated signal x(t) at sampling period T' 
according to equation (1 6) becomes 
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x(kT) =21 :0 V”((’"(/<) - W$f (17) 
[0065] The k-th sample x(kT') may then be calculated, by 
analogy with the nested equation (13) above, as 
[0066] FIG. 9 illustrates an device 900 for multi-width 
causal B-spline-based sample rate conversion, based on 
Equation (1 8). The SRC device 900 may be used as the SRC 
module 420 in the OFDM demodulator 400 of FIG. 4 by 
setting TIT 1, T'ITZ, PIM—l, and an appropriate N. The val 
ues of M and N depend on how many unwanted signal com 
ponents need to be nulled and the stopband attenuation 
requirement. For example, if the IF image signal component 
is to be nulled and the required stopband attenuation is 50 dB, 
the chosen values are N:2 and M:4. The SRC device 800 is 
a special case of the device 900, with N set to l. 
[0067] To the left of the vertical line 920 lies the discrete 
delay and difference network used to derive the intermediate 
sequences vp(nT), which is the same as the delay and differ 
ence network in the device 800 of FIG. 8, but with the delay 
elements 2—1 replaced by N-sample delay elements Z_N. To the 
right of the vertical line 920 are N ladder structures, e.g. 930, 
comprising successive multiplication-addition elements that 
implement the nested structure of the summed terms in equa 
tion (18). The outputs of the N ladder structures are added 
together to produce the output sequence x(kT'). 
[0068] FIGS. 10A and 10B collectively form a schematic 
block diagram of an embedded computing device 1001, in 
which the SRC modules 350 and 420 may alternatively be 
implemented. As seen in FIG. 10A, the electronic device 
1001 comprises an embedded controller 1002. Accordingly, 
the electronic device 1001 may be referred to as an “embed 
ded device.” The controller 1002 has a processing unit (or 
processor) 1005 which is bi-directionally coupled to an inter 
nal storage module 1009. The storage module 1009 may be 
formed from non-volatile semiconductor read only memory 
(ROM) 1060 and semiconductor random access memory 
(RAM) 1070, as seen in FIG. 10B. The RAM 1070 may be 
volatile, non-volatile or a combination of volatile and non 
volatile memory. 
[0069] As seen in FIG. 10A, the electronic device 1001 also 
comprises a portable memory interface 1006, which is 
coupled to the processor 1005 via a connection 1019. The 
portable memory interface 1006 allows a complementary 
portable computer readable storage medium 1025 to be 
coupled to the electronic device 1001 to act as a source or 
destination of data or to supplement the internal storage mod 
ule 1009. Examples of such interfaces permit coupling with 
portable computer readable storage media such as Universal 
Serial Bus (USB) memory devices, Secure Digital (SD) 
cards, Personal Computer Memory Card International Asso 
ciation (PCMIA) cards, optical disks and magnetic disks. 
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[0070] The electronic device 1001 also has a communica 
tions interface 1008 to permit coupling of the electronic 
device 1001 to a computer or communications network 1020 
via a connection 1021. The connection 1021 may be wired or 
wireless. For example, the connection 1021 may be radio 
frequency or optical. An example of a wired connection 
includes Ethernet. Further, an example of wireless connection 
includes BluetoothTM type local interconnection, Wi-Fi (in 
cluding protocols based on the standards of the IEEE 802.11 
family), Infrared Data Association (IrDa) and the like. 
[0071] The methods described hereinafter may be imple 
mented using the embedded controller 1002, as one or more 
software application programs 1033 executable within the 
embedded controller 1002. In particular, with reference to 
FIG. 10B, the steps of the described methods are effected by 
instructions in the software 1033 that are carried out within 
the embedded controller 1002. The software instructions may 
be formed as one or more code modules, each for performing 
one or more particular tasks. 
[0072] The software 1033 of the embedded controller 1002 
is typically stored in the non-volatile ROM 1060 of the inter 
nal storage module 1009. The software 1033 stored in the 
ROM 1060 can be updated when required from a computer 
readable medium. The software 1033 can be loaded into and 
executed by the processor 1005. In some instances, the pro 
cessor 1005 may execute software instructions that are 
located in RAM 1070. Software instructions may be loaded 
into the RAM 1070 by the processor 1005 initiating a copy of 
one or more code modules from ROM 1060 into RAM 1070. 
Alternatively, the software instructions of one or more code 
modules may be pre-installed in a non-volatile region of 
RAM 1070 by a manufacturer. After one or more code mod 
ules have been located in RAM 1070, the processor 1005 may 
execute software instructions of the one or more code mod 
ules. 
[0073] The application program 1033 is typically pre-in 
stalled and stored in the ROM 1060 by a manufacturer, prior 
to distribution of the electronic device 1001. However, in 
some instances, the application programs 1033 may be sup 
plied to the user encoded on the computer readable storage 
medium 1025 and read via the portable memory interface 
1006 of FIG. 10A prior to storage in the internal storage 
module 1009. “Computer readable storage medium” refers to 
any non-transitory tangible storage medium that participates 
in providing instructions and/or data to the embedded con 
troller 1002 for execution and/or processing. Examples of 
such storage media include ?oppy disks, magnetic tape, CD 
ROM, DVD, a hard disk drive, a ROM or integrated circuit, 
USB memory, a magneto-optical disk, semiconductor 
memory, or a computer readable card such as a PCMCIA card 
and the like, whether or not such devices are internal or 
external to the electronic device 1001. A computer readable 
storage medium having such software or computer program 
recorded on it is a computer program product. The use of such 
a computer program product in the electronic device 1001 
effects a device for sample rate conversion. 
[0074] In another alternative, the software application pro 
gram 1033 may be read by the processor 1005 from the 
network 1020, or loaded into the embedded controller 1002 
from other computer readable transmission media. Examples 
of transitory or non-tangible computer readable transmission 
media that may also participate in the provision of software, 
application programs, instructions and/or data to the elec 
tronic device 1001 include radio or infra-red transmission 
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channels as well as a network connection to another computer 
or networked device, and the Internet or Intranets including 
e-mail transmissions and information recorded on Websites 
and the like. 
[0075] FIG. 10B illustrates in detail the embedded control 
ler 1002 having the processor 1005 for executing the appli 
cation programs 1033 and the internal storage 1009. The 
internal storage 1009 comprises read only memory (ROM) 
1060 and random access memory (RAM) 1070. The proces 
sor 1005 is able to execute the application programs 1033 
stored in one or both of the connected memories 1060 and 
1070. When the electronic device 1001 is initially powered 
up, a system program resident in the ROM 1060 is executed. 
The application program 1033 permanently stored in the 
ROM 1060 is sometimes referred to as “?rmware”. Execution 
of the ?rmware by the processor 1005 may ful?l various 
functions, including processor management, memory man 
agement, device management, storage management and user 
interface. 
[0076] The processor 1005 typically includes a number of 
functional modules including a control unit (CU) 1051, an 
arithmetic logic unit (ALU) 1052 and a local or internal 
memory comprising a set of registers 1054 which typically 
contain atomic data elements 1056, 1057, along with internal 
buffer or cache memory 1055. One or more internal buses 
1059 interconnect these functional modules. The processor 
1005 typically also has one or more interfaces 1058 for com 
municating with external devices via system bus 1081, using 
a connection 1061. 
[0077] The application program 1033 includes a sequence 
of instructions 1062 though 1063 that may include condi 
tional branch and loop instructions. The program 1033 may 
also include data, which is used in execution of the program 
1033. This data may be stored as part of the instruction or in 
a separate location 1064 within the ROM 1060 or RAM 1070. 
[0078] In general, the processor 1005 is given a set of 
instructions, which are executed therein. This set of instruc 
tions may be organised into blocks, which perform speci?c 
tasks or handle speci?c events that occur in the electronic 
device 1001. Typically, the application program 1033 waits 
for events and subsequently executes the block of code asso 
ciated with that event. Events may be triggered in response to 
input from a user, via the user input devices 1013 of FIG. 10A, 
as detected by the processor 1005. Events may also be trig 
gered in response to other sensors and interfaces in the elec 
tronic device 1001. The execution of a set of the instructions 
may require numeric variables to be read and modi?ed. Such 
numeric variables are stored in the RAM 1070. The disclosed 
method uses input variables 1071 that are stored in known 
locations 1072, 1073 in the memory 1070. The input variables 
1071 are processed to produce output variables 1077 that are 
stored in known locations 1078, 1079 in the memory 1070. 
Intermediate variables 1074 may be stored in additional 
memory locations in locations 1075, 1076 of the memory 
1070. Alternatively, some intermediate variables may only 
exist in the registers 1054 of the processor 1005. 
[0079] The execution of a sequence of instructions is 
achieved in the processor 1005 by repeated application of a 
fetch-execute cycle. The control unit 1051 of the processor 
1005 maintains a register called the program counter, which 
contains the address in ROM 1060 or RAM 1070 of the next 
instruction to be executed. At the start of the fetch execute 
cycle, the contents of the memory address indexed by the 
program counter is loaded into the control unit 1051. The 
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instruction thus loaded controls the subsequent operation of 
the processor 1005, causing for example, data to be loaded 
from ROM memory 1060 into processor registers 1054, the 
contents of a register to be arithmetically combined with the 
contents of another register, the contents of a register to be 
written to the location stored in another register and so on. At 
the end of the fetch execute cycle the program counter is 
updated to point to the next instruction in the system program 
code. Depending on the instruction just executed this may 
involve incrementing the address contained in the program 
counter or loading the program counter with a new address in 
order to achieve a branch operation. 
[0080] Each step or sub-process in the processes of the 
methods described below is associated with one or more 
segments of the application program 1033, and is performed 
by repeated execution of a fetch-execute cycle in the proces 
sor 1005 or similar programmatic operation of other indepen 
dent processor blocks in the electronic device 1001. 
[0081] The arrangements described are applicable to the 
digital communication industries. 
[0082] The foregoing describes only some embodiments of 
the present invention, and modi?cations and/or changes can 
be made thereto without departing from the scope and spirit of 
the invention, the embodiments being illustrative and not 
restrictive. 
1. A communication modulator with sample rate conver 
sion, the modulator comprising: 
a symbol mapping module con?gured to map an input 
bitstream to a symbol sequence; 
a pre-distortion module con?gured to multiply the symbol 
sequence by a discrete frequency response to produce a 
pre-distorted symbol sequence; 
a modulation module con?gured to modulate the pre-dis 
torted symbol sequence to a time-domain baseband 
sample sequence; 
a sample rate conversion module con?gured to convert the 
sample rate of the baseband sample sequence to a dif 
ferent sample rate to produce a sample-rate-converted 
baseband sample sequence; and 
an up-conversion module con?gured to up-convert the 
sample-rate-converted baseband sample sequence to an 
intermediate frequency signal; 
wherein the discrete frequency response by which the pre 
distortion module multiplies the symbol sequence is 
con?gured to compensate for passband droop intro 
duced to the sample-rate-converted baseband sample 
sequence by the sample rate conversion module. 
2. A modulator according to claim 1, wherein the sample 
rate conversion module includes an interpolation ?lter having 
a baseband frequency response, and wherein the discrete 
frequency response of the pre-distortion module is con?gured 
to invert the baseband frequency response of the interpolation 
?lter. 
3. A modulator according to claim 1, wherein the modula 
tion module includes an Inverse Fast Fourier Transform mod 
ule and the baseband sample sequence is a sequence of 
Orthogonal Frequency Division Multiplexing (OFDM) sym 
bols. 
4. A modulator according to claim 1, wherein the sample 
rate conversion module uses a causal B-spline interpolation 
?lter whose frequency response is a product of one or more 
sinc functions, each sinc function having nulls at integer 
multiples of the sampling frequency of the baseband sample 
sequence. 

